

FIG. 1




FIG. 2




FIG. 3

© 2002 Texas Instruments Incorporated - All Rights Reserved







FIG. 4







8/11

X	1	0	1	X	X	X	X	X	X	1	X	X	X	X	← Vector 1
X	X	X	1	0	0	X	X	X	X	X	X	X	X	X	← Vector 2
<hr/>															
X	1	0	1	0	0	X	X	X	X	1	X	X	X	X	← Compacted Set

FIG. 6A

X	1	0	1	0	0	X	X	X	X	1	X	X	X	X	← Old Compacted Set
X	0	0	X	X	X	1	X	0	1	X	X	X	X	X	← Additional Vector
<hr/>															
X	1	0	1	0	0	X	X	X	X	1	X	X	X	X	← New Compacted Set
X	0	0	X	X	X	1	X	0	1	X	X	X	X	X	

FIG. 6B

X	1	0	1	0	0	X	X	X	X	1	X	X	X	X	← Old Compacted Set
X	0	0	X	X	X	1	X	0	1	X	X	X	X	X	
<hr/>															
0	1	0	X	X	X	X	X	X	X	X	X	X	X	← Additional Vector	
0	1	0	1	0	0	X	X	X	X	1	X	X	X	X	← New Compacted Set
X	0	0	X	X	X	1	X	0	1	X	X	X	X	X	

610

FIG. 6C

9/11




FIG. 6D






FIG. 7

**FIG. 8B**